COURSE OUTLINE
ELEC 543: Design of Digital and VLSI Systems

Website: http://www.ece.uvic.ca/~fayez/courses/elec543

May-August 2014

Instructor
Dr. F. Gebali, PhD, PEng
Phone: 250-721-6509
E-mail: fayez@uvic.ca

Office Hours
Days: Everyday
Time: Drop in or phone first
Location: EOW 451

Lectures
Days: Mon & Thu
Time: 10:00 – 11:20
Location: CLE A307

Labs
Check Course Webpage

Textbook
Lecture notes by Dr. Gebali available on course web page

Assessment

<table>
<thead>
<tr>
<th>Activity</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preliminary Design Presentation</td>
<td>10 %</td>
</tr>
<tr>
<td>Midterm Progress Report</td>
<td>10 %</td>
</tr>
<tr>
<td>Final Presentation</td>
<td>20 %</td>
</tr>
<tr>
<td>Final Project Demo</td>
<td>30 %</td>
</tr>
<tr>
<td>Final Report</td>
<td>30 %</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>100%</strong></td>
</tr>
</tbody>
</table>

ELEC 543 Percentage-To-Grade Point Conversion:

The final grade obtained from the above marking scheme will be based on the following table:

<table>
<thead>
<tr>
<th>Passing Grade</th>
<th>Grade Point Value</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>A+</td>
<td>90-100</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>85-89</td>
<td></td>
</tr>
<tr>
<td>A-</td>
<td>80-84</td>
<td></td>
</tr>
<tr>
<td>B+</td>
<td>77-79</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>73-76</td>
<td></td>
</tr>
<tr>
<td>B-</td>
<td>70-72</td>
<td></td>
</tr>
<tr>
<td>C+</td>
<td>65-69</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>60-64</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>50-59</td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>0-49</td>
<td>Fail, no supplemental exam.</td>
</tr>
<tr>
<td>N</td>
<td>0-49</td>
<td>Fail, did not write examination, lab or otherwise complete course requirements by the end of the term or session; no supplemental exam.</td>
</tr>
</tbody>
</table>
Course Description

1. **Course Objectives**: Study digital system and VLSI design methodology, design for testability and design verification. Learn methods to improve digital VLSI systems performance: reliability, manufacturability, cost, power, security, etc. Learn hardware design language (HDL) and assertion-based verification language (ABVL).

2. **Learning Outcomes**: The learning outcomes of this course enable students to:
   
   (a) Design complex digital systems using VLSI design methodology.
   (b) Design a digital system using given specifications and design constraints.
   (c) Assess logic and technology-specific parameters to control the functionality, system synchronization, power consumption, and effects of circuit parasitics.
   (d) Plan and choose digital system testing strategy
   (e) Plan digital system verification strategy
   (f) Design a significant VLSI design project having a set of objective criteria and design constraints.

3. **Syllabus**:
   
   (a) VLSI overview
   (b) VHDL overview
   (c) VLSI design methodology
   (d) VLSI design options
   (e) VHDL language basics
   (f) VHDL combinational logic modeling
   (g) VHDL sequential logic modeling
   (h) VHDL RTL synthesis basics
   (i) Overview of hardware verification
   (j) Assertion-based verification (ABV)
   (k) Design for test (DFT)

Guidelines on Religious Observances

1. Where classes or examinations are scheduled on the holy days of a religion, students may notify their instructors, at least two weeks in advance, of their intention to observe the holy day(s) by absenting themselves from classes or examinations.

2. Instructors will provide reasonable opportunities for such students to make up work or missed examinations.

3. Students will cooperate by accepting the provision of reasonable opportunities for making up work or missed examinations.

4. The University Secretary’s Office will distribute a multi-faith calendar to each academic unit annually.

Commitment to Inclusivity and Diversity

The University of Victoria is committed to promoting, providing and protecting a positive, supportive and safe learning and working environment for all its members.

Standards of Professional Behaviour

You are advised to read the Faculty of Engineering document Standards for Professional Behaviour at http://www.engr.uvic.ca/policy/professional-behaviour.php which contains important information regarding conduct in courses, labs, and in the general use of facilities.

Cheating, plagiarism and other forms of academic fraud are taken very seriously by both the University and the Department. You should consult http://web.uvic.ca/calendar2010/FACS/UnIn/UARe/PoAcI.html for the UVic policy on academic integrity.