CENG 255 – Introduction to Computer Architecture

Term - FALL 2014 (201409)

Instructor
Dr. Kin Fun Li
Phone: +1-250-721-8683
E-mail: kinli@uvic.ca

Office Hours
Days: Mondays & Thursdays
Time: 11:30-12:00
Location: EOW-409

Lectures
A-Section(s):
A01 / CRN 10384
A02 / CRN 10385
Days: Mondays & Thursdays
Time: 10:00-11:20
Location: DSB C103

B-Section(s):
B01 M 11:30-12:00
B02 M 16:00-18:50
B03 R 11:30-14:20
B04 R 15:30-18:20
B05 F 14:30-17:20
B06 T 14:30-17:20
B07 T 17:30-20:20

Labs

Location: ELW A359

Required Text
Title: Computer Organization & Embedded Systems (6)
Author: Hamacher, Vranesic, Zaky, & Manjikian
Publisher: McGraw Hill
Year: 2012

Lab Manual:
Title: CENG 250 Laboratory Manual
Author: KFL et al.
Publisher: Available on Course Web
Web: www.ece.uvic.ca/~kinli/ceng255/

References: Lecture notes and article reprints available on Course Web (IBM/architect)

Assessment:
Assignments: 0%
Labs: 25%
Mid-term: 15% (X2)
Final: 45%

Due dates to be announced
Date: Oct 9 and Nov 6, 2014

Note: Failure to complete all laboratory requirements will result in a grade of N being awarded for the course.
The final grade obtained from the above marking scheme will be based on the following percentage-to-grade point conversion:

<table>
<thead>
<tr>
<th>Passing Grades</th>
<th>Grade Point Value</th>
<th>Percentage for Instructor Use Only</th>
</tr>
</thead>
<tbody>
<tr>
<td>A+</td>
<td>9</td>
<td>90 – 100</td>
</tr>
<tr>
<td>A</td>
<td>8</td>
<td>85 – 89</td>
</tr>
<tr>
<td>A-</td>
<td>7</td>
<td>80 – 84</td>
</tr>
<tr>
<td>B+</td>
<td>6</td>
<td>77 – 79</td>
</tr>
<tr>
<td>B</td>
<td>5</td>
<td>73 – 76</td>
</tr>
<tr>
<td>B-</td>
<td>4</td>
<td>70 – 72</td>
</tr>
<tr>
<td>C+</td>
<td>3</td>
<td>65 – 69</td>
</tr>
<tr>
<td>C</td>
<td>2</td>
<td>60 – 64</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>50 – 59</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Failing Grades</th>
<th>Grade Point Value</th>
<th>Percentage for Instructor Use Only</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>0</td>
<td>0 - 49</td>
<td>Fail, *Conditional supplemental exam. (For undergraduate courses only)</td>
</tr>
<tr>
<td>F</td>
<td>0</td>
<td>0 - 49</td>
<td>Fail, no supplemental.</td>
</tr>
<tr>
<td>N</td>
<td>0</td>
<td>0 – 49</td>
<td>Did not write examination, Lab or otherwise complete course requirements by the end of term or session; no supplemental exam.</td>
</tr>
</tbody>
</table>

*Assignment of E grade will be at the discretion of the Course Instructor.*

The rules for supplemental examinations are found on page 80 of the current 2014/15 Undergraduate Calendar.

<table>
<thead>
<tr>
<th>Term in which E Grade Was Obtained</th>
<th>Application Deadline for Supplemental Exam</th>
<th>Supplemental Exam Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>First term of Winter Session (Sept – Dec)</td>
<td>February 28 in the following term</td>
<td>First week of following May</td>
</tr>
<tr>
<td>Second term of Winter Session (Jan – Apr)</td>
<td>June 30 in the following term</td>
<td>First week of following September</td>
</tr>
<tr>
<td>Summer Session (May – Aug)</td>
<td>October 31 in the following term</td>
<td>First week of following January</td>
</tr>
</tbody>
</table>

Deferred exams will normally be written at the start of the student's next academic term; i.e., approximately 4 months following the deferral of the exam.
Course Description

1. Course Objectives
   - To gain an understanding of how a computer system works and its subsystems interact
   - To familiarize the control of low-level computer operations using assembly language programming

2. Learning Outcomes
   - Able to select suitable computer hardware and system software for specific engineering applications
   - Able to synergize computer system hardware and software
   - Able to relate high-level algorithmic concepts and programming languages to machine-level system hardware and software

3. Syllabus
The architecture of computer systems including concepts such as processor, memory, buses, input/output, instruction sets, interrupt processing, pipelining, performance. Families of processors, CISC, RISC. Memory organization and management including cache, virtual memory, protection. Computer arithmetic. Assembly language programming, assemblers, linkers and loaders. Hardware/Software interaction.

Note to Students:
Students who have issues with the conduct of the course should discuss them with the instructor first. If these discussions do not resolve the issue, then students should feel free to contact the ECE Chair by email or the ECE Chair’s Secretary ecceasst@uvic.ca to set up an appointment.

Accommodation of Religious Observance
See http://web.uvic.ca/calendar2014/GI/GUPo.html

Policy on Inclusivity and Diversity
See http://web.uvic.ca/calendar2014/GI/GUPo.html

Standards of Professional Behaviour
You are advised to read the Faculty of Engineering document Standards for Professional Behaviour at http://www.uvic.ca/engineering/current/undergrad/index.php#section0-25
which contains important information regarding conduct in courses, labs, and in the general use of facilities.

Cheating, plagiarism and other forms of academic fraud are taken very seriously by both the University and the Department. You should consult
http://web.uvic.ca/calendar2014/FACS/UnIn/UARe/PoAcl.html for the UVic policy on academic integrity.