

TABLE OF CONTENTS

1. Introduction.....	1
2. Part I : VHDL Simulation using SYNOPSYS	2
I. Setting up the user environment to run the Synopsys VHDL simulation tools.....	2
II. Performing VHDL simulation using Synopsys.....	4
3. Part II : Logic Synthesis with SYNOPSYS	24
I. Setting up the technology libraries	24
II. Performing Logic Synthesis	25
4. Part III : Implementation using Xilinx Design Manager	42
I. Setting up the user environment to run the Xilinx Design Manager program.....	42
II. Implementing a Design with the Xilinx Design Manager.....	43
III. Downloading a design to the demonstration board.....	46
5. Part IV : Xilinx FPGA Demonstration Board.....	50
I. General Purpose Input Switches (SW3)	50
II. 7-Segment Display (U6, U7, U8).....	51
III. LED Bar Indicators (D1-D8, D9-D16)	52
IV. Expansion Input/Output	53
V. More information on the FPGA Demonstration Board.....	54
6. APPENDIX.....	56