Performance of Frame Synchronization in Packet Transmission Using Bit Erasure Information

Peter F. Driessen, Member, IEEE

Abstract—The probability of successful frame sync in packet transmission using bit erasure information is compared to this probability when erasure information is ignored. For a given bound on false alarms, a significant improvement is found on AWGN channels if an erasure zone is used. The frame sync is also found to be more robust in channels where the presence of jamming or other interference is detected and erased by the receiver.

An expression for the probability of frame synchronization in packet transmission is derived as a function of the bit error and erasure probability, the amount of overlap and the number of bit errors/erasures which are tolerated in the frame sync word.

I. INTRODUCTION

DATA transmission systems operating in burst or packet mode using data link protocols such as HDLC require that reliable frame synchronization be achieved since the meaning of each bit in a frame or packet depends on its position. Thus, each packet begins with a unique work or marker for frame synchronization preceded by a preamble for bit synchronization. On channels corrupted by noise or interference, it is desirable to tolerate some bit errors and erasures in the marker in order to increase the frame sync reliability.

This paper examines the performance of frame synchronization on a burst mode data link in detail. It is assumed that the demodulator makes hard decisions on each bit in the data stream. The objective is to calculate the probability of successful and false frame sync for packet transmission with errors-only and errors-and-erasures decoding. Thus, quantitative data are established which permits a system designer to consider adding erasure detection to the receiver and trade off the additional cost with the performance improvement. Erasures may be declared when the receiver test statistic (detector output) is close to the decision threshold and falls within the erasure zone of the receiver. Alternately, erasures may be declared when large disturbances caused by jamming or interference are detected at the receiver.

Frame synchronization techniques are described in [1], [10]. Errors-and-erasures decoding is considered in [2] in the context of periodic frame sync words embedded in a continuous data stream, but [2] does not consider packet transmission.

In Section II, the data frame format is reviewed for reference, and the method of synchronization is outlined.

In Section III, a general expression is derived for the probability of achieving frame synchronization as a function of three variables: the probabilities of bit error and erasure, the overlap between the incoming data stream and the frame sync word, and the number of bit errors/erasures which are tolerated in the frame sync word. This expression is used to determine the probability of false synchronization in an incorrect position.

In Section IV, the probability of frame sync with errors-and-erasures decoding is compared to the SYNC with errors-only decoding, given a fixed upper bound on the probability of false frame sync $P_{FA}$. The bound on $P_{FA}$ is required because if the decoder falsely declares frame synchronization just prior to the correct epoch a frame will be lost which otherwise would have been received correctly. The bound on $P_{FA}$ is established as a function of the desired message success rate and determines the maximum number of errors and erasures that may be tolerated in a marker.

In Section V, numerical results are presented for two example data frame formats. The results show that for a given bound on $P_{FA}$, a significant improvement in $P_{SYNC}$ may be obtained by using erasure information.

II. DATA FRAME FORMAT AND SYNCHRONIZATION METHODS

The frame format is illustrated in Fig. 1. Each frame includes a $N_r$-bit preamble for bit synchronization (usually an alternating 1010 pattern ending in 0), a $N_e$-bit frame synchronization sequence (unique word, marker), and an information field containing address and control bits, data bits and an error detection or correction code.

For illustrative purposes, we present numerical results for a 16 b marker with minimum sidelobes when preceded by preamble [4], [6] (B433 in hexadecimal notation), and compare to a 16 b marker made up of two high-level data link control (HDLC) [13] flags (7E7Ehex). For these two markers, $N_r = N_e = 16$. Results are also presented for a 40 b marker (07092A446Fhex) recently adopted as a standard for packet transmission [3] where $N_r = N_e = 40$.

Two different methods to obtaining frame synchronization are considered in the sequel. In the first method, referred to as the “DCD first” method, the receiver searches for bit synchronization first, taking advantage of the frequent data transitions in the preamble, and declares successful bit sync by raising a data carrier detect (DCD) or lock detector [5] flag. When bit sync is achieved, the receiver outputs a binary data symbol $\hat{a}$ or an erasure once per code period. Frame synchronization is declared when the current bit $\hat{a} \in \{0,1,\text{erasure}\}$ plus the previous $N_s = 1$ b match the marker in Fig. 1 within a specified bit error and erasure tolerance. Since it is not known a priori at which point in the preamble the bit sync was achieved, the marker search is performed in successive positions of the marker until a match is found or $N_p$ positions have been tested.

In the second method, referred to as the “no DCD” method, the receiver searches for frame synchronization at all times, regardless of the state of the DCD flag. In the absence of signal

0090-6778/91/0400-0567$01.00 © 1991 IEEE
where the $g_{kn}$ are given by
\[
\sum_{j=0}^{N_{r}} \sum_{k=0}^{N_{r}-j} g_{kn} z_{k}^{s} x_{k}^{j} = G_{n}(z_{1}, z_{2})
= G_{h_{n}}(z_{1}, z_{2}) \cdot G_{N_{r}-h_{n}}(z_{1}, z_{2}),
\]
with
\[
G_{h_{n}}(z_{1}, z_{2}) = (p + q z_{1} + s z_{2})^{h_{n}}
\]
for the $h_{n}$ bit which disagree or are erased, and
\[
G_{N_{r}-h_{n}}(z_{1}, z_{2}) = (q + p z_{1} + s z_{2})^{N_{r}-h_{n}}
\]
for the $N_{r} - h_{n}$ bits which agree or are erased.

$P_{B}(h, h_{e}, N_{r}, h_{n}(n))$ may be written
\[
P_{B}(h, h_{e}, N_{r}, h_{n}(n)) = \text{Prob}(h \text{ or fewer disagreements with overlap } n)
\]
\[
= P_{B}(h, N_{r}, h_{n}(n))
= \sum_{j=0}^{h_{r}} \sum_{k=0}^{N_{r}-j} \sum_{\ell=\max(0,k-h_{n})}^{\min(j,N_{r}-h_{n}-k)}
\cdot p_{r}^{\ell} \cdot p_{s}^{N_{r}-h_{n}-(j+\ell)}.
\]

The first term of (1) represents the probability of obtaining $\ell$ errors in the $N_{r} - h_{n}(n)$ bits which agree to add to the disagreements, and the second term represents the probability of obtaining $j - \ell$ correct bits in the $h_{n}$ bits which disagree to add to the disagreements. If the total number of disagreements is $h$ or less, then acquisition occurs.

$B. \text{Errors and Erasures}$

In this section we derive new expressions corresponding to (1) when bit erasures are considered. We define the following:

$p$ = bit error probability (signal present),
$s$ = bit erasure probability (signal present),
$q = 1 - p - s$,
$h = \text{error tolerance}$,
and $h_{e} = \text{erasure tolerance}$.

For this case, $P_{B}(h, h_{e}, N_{r}, h_{n}(n))$ may be calculated using probability generating functions according to
\[
P_{B}(h, h_{e}, N_{r}, h_{n}(n)) = \sum_{j=0}^{h} \sum_{k=0}^{h_{r}} g_{kn}.
\]
C. Probability of Bit Error and Erasure

Expressions for $p, s, p_s$, and $s_a$ will depend on how erasures are declared. We define System 1 in which bit erasures are declared when the receiver detects a signal close to the decision threshold which would cause the bit decision to be unreliable. Alternately, we define System 2, in which erasures are declared when jamming or other disturbance is detected.

In System 1, the channel is perturbed by AWGN only. For purposes of illustration, we consider binary antipodal signaling with received signal energy $E_b$ per bit where the receiver test statistic $D$ is the output of a matched filter sampled at each bit time. Thus $D$ is a Gaussian random variable with mean $+\sqrt{E_b}$ or $-\sqrt{E_b}$ (depending on whether a 1 or 0 was transmitted), and noise variance $\sigma^2 = N_0/2$ [12]. Erasures are declared if $D$ falls within the erasure zone $|D| < b$. If perfect bit synchronization is available, we may write

$$p = Q\left[\sqrt{2E_b/N_0} + \epsilon\right]$$

$$s = Q\left[\sqrt{2E_b/N_0} - \epsilon\right] - p$$

$$q = 1 - Q\left[\sqrt{2E_b/N_0} - \epsilon\right]$$

(10)

where $\epsilon = \sqrt{2E_b/N_0}$, and $Q(\alpha) = \frac{1}{\sqrt{2\pi}} \int_{-\alpha}^{\alpha} e^{-t^2/2} dt$. If the signal is absent and there is noise only, then $E_b = 0$ and

$$p_n = Q[\epsilon]$$

$$s_n = Q[-\epsilon] - p_n$$

$$q_n = 1 - Q[-\epsilon] = p_n.$$  

(11)

Expressions for $p, s, p_s$, and $s_a$ may in principle be derived for other receiver designs with an erasure zone, and for receivers with imperfect bit synchronization. For example, a polarity coincidence detector which operates on several independent hard-limited samples per bit is considered in [11].

To determine the performance improvement available by using erasures in System 1, we compare to a system in which the erasure zone $e = 0, p = Q\left[\sqrt{2E_b/N_0}\right], p_n = 0.5$, and $s = s_a = 0$.

In System 2, the channel is subject to large disturbances, jamming or interference which can be reliably detected by the receiver, and the bits received during the disturbance are simply erased. For this case the probability of erasure is independent of the presence or absence of the desired signal, and its value depends only on the amount of interference. The largest value of interest is $s = s_a = 0.25$ [2]. Following [2], $p$ is set to $Q\left[\sqrt{2E_b/N_0}\right](1-s)$. If the signal is absent, then $q_n = p_n = (1-s_a)/2$.

To determine the performance improvement available by using erasures, in System 2, we compare to an alternative scheme in which the erasure information is ignored [2]. It is assumed that the bit which would have been erased with probability $s$ is equally likely to be correct or incorrect, and thus the bit error probability with signal present is replaced with $p + s/2$, the bit erasure probability is set to 0, and the probability of a match or mismatch with signal absent is set to 0.5.

IV. PERFORMANCE CALCULATIONS

In this section, the synchronization performance in terms of the probabilities of successful frame sync $P_{\text{SYNC}}$, frame sync false alarm $P_{\text{SYNC}}$ with signal absent (noise only) and $P_{\text{SYNC}, s}$ with signal present is determined for a fixed length preamble/marker as a function of $p, s, p_s$, and $s_a$. The analysis is identical for both System 1 and System 2.

The probability $P_{\text{SYNC}}$ of successful packet transmission depends also on the probability $P_{\text{BIT}}$ of successful bit sync with the $N_p$ bit preamble. For the "DCD first" sync method the probability $P_{\text{SYNC}}$ of false bit sync in noise must also be considered, as outlined in Section V. $P_{\text{BIT}}$ as well as $P_{\text{SYNC}}$, are determined by the modem bit synchronizer design and $E_b/N_0$.

In general, $P_{\text{SYNC}}$ is designed to be as high as possible with an upper bound on $P_{\text{SYNC}}$.

Values of the thresholds $e$ and $h$ are optimized to maximize $P_D = P_{\text{BIT}} \cdot P_{\text{SYNC}}$ subject to upper bounds on both $P_{\text{SYNC}}$ and $P_{\text{SYNC}}$, to be specified in Section V.

The probability $P_{\text{SYNC}}$ of successful frame sync will depend on two factors: at which point in the $N_p$ bit preamble bit sync occurred and correct bits begin to be received (i.e., the value of overlap $n = n_f \in \{N_p - N, N\}$ at the first frame sync trial), and the values of $P_B(h, N_s, h_0(n))$, $n \geq n_f$, and the specific marker in use. $P_{\text{SYNC}}$ may be bounded as follows:

$$P_{\text{SYNC}} \leq P_{\text{SYNC}, h_0} \leq P_{\text{FS}}$$

where

$$P_{\text{SYNC}, h_0} = \sum_{n=n_f}^{n_s-1} P_B[h, N_s, h_0(n)]$$

is an upper bound on the probability of false frame sync at an incorrect position with signal present. For a specific marker, $P_{\text{SYNC}}$ will depend on $N_p, p_s, s, h$, and $h_0(n)$. For a well chosen marker [6] and reasonable choice of $h$ and $E_b/N_0$, $P_{\text{SYNC}}$ is approximately the probability of successful frame sync when testing in the correct position. Thus, $P_{\text{SYNC}}$ is given by the probability of obtaining $h$ or fewer bit errors and $h_0$ or fewer erasures in a sequence of $N_s$ bits:

$$P_{\text{SYNC}} \equiv P_{\text{FS}}$$

where $P_{\text{FS}}$ is given by (8).

For the "DCD first" sync method, the probability of a false alarm $P_{\text{FA}, h}$ when the signal is absent is the combined probability that a false DCD occurs and also a sequence of marker bits are imitated by a random sample pattern within the error tolerances. A false frame sync alarm will occur with probability $P_{\text{SYNC}, h}$, if the marker is imitated by noise in one of the $N_p$ positions tested following false bit sync in noise. Thus

$$P_{\text{FA}, h} = \text{Prob}(\text{false bit sync in noise})$$

$$= \text{Prob}(\text{at least one successful (false) frame sync in noise out of the } N_p \text{ positions tested})$$

$$= P_{\text{FS}} \cdot P_{\text{SYNC}, h}.$$  

(14)

For $h = 0$, $P_{\text{SYNC}, h}$ is given by the probability of a success run of length $N_p$ in a sequence of $N_s + N_p$ independent Bernoulli trials with success probability $q_n$ for each bit, and can be determined from recurrent event theory [7].

For any value of $h$, an upper bound on the probability of obtaining frame sync in one or more positions after $N_p$ positions have been tested is given by

$$P_{\text{SYNC}, h} \leq 1 - (1 - P_{\text{FS}, h})^{N_p} \approx N_p P_{\text{FS}, h},$$

(15)

where $P_{\text{FS}, h}$ is given by (9).

For the "no DCD" sync method, it is assumed that the bit synchronizer has no effect and the probability of false alarm in a particular position when the signal is absent is given by $P_{\text{FA}, h}$.  

569
V. Upper Bound on False Alarms

In this section, upper bounds on \( P_{\text{FBIT}, n} \) and \( P_{\text{FASYNC}, n} \) are determined in terms of the maximum acceptable probability \( P_L \) of missing a message or packet where \( P_L > 0 \) is caused by a false sync event immediately prior to the beginning of a legitimate message. This probability \( P_L \) may be chosen to be approximately equal to the expected probability \( 1 - P_L \) of missing a message due to bit errors or erasures.

For the "DCD first" sync method, the choice of the upper bound on \( P_{\text{FBIT}, n} \) will depend on the detailed characteristics of the bit synchronizer. For purposes of illustration, a two-state PLL bit synchronizer is assumed with a wide bandwidth for rapid acquisition, and a narrow bandwidth for tracking when bit sync is found and DCD is raised. Once DCD is raised, it is assumed that the PLL remains in the tracking state for at least \( N_p + N_e \) bits before resetting to the acquisition state. This last assumption is to ensure that the bit synchronizer will not lose lock during a noise burst.

An upper bound is imposed on \( P_{\text{FBIT}, n} \) for the "DCD first" sync method, because after a false bit sync in noise, DCD is raised, the bit synchronizer PLL is locked in tracking mode, and the frame sync correlator is kept busy searching for frame sync for a time interval \( (N_p + N_e) \) bits. Since the bit synchronizer does not adjust rapidly to a new bit phase when in tracking mode, a legitimate message which arrives during this time interval will not be received [8], [9], unless the bit timing of the message is approximately the same as the phase of the falsely locked bit synchronizer. Similarly, an upper bound is imposed on \( P_{\text{FASYNC}, n} \) because after false frame sync the receiver is kept busy receiving a false message and legitimate messages which arrive during this time will be lost. We make the conservative assumption that the PLL remains in the tracking state for the expected message duration after a false frame sync event.

For the "DCD first" sync method, by modeling the arrival of false sync events in noise as a Poisson process [9] with normalized traffic load \( a \), the probability \( P_{\text{noise}} \) that a legitimate message will be missed is given by

\[
P_{\text{noise}} = b + (1 - b)(1 - P_{\text{FBIT}}) + (1 - b)P_{\text{FBIT}}(1 - P_{\text{FASYNC}})
\]

\[
= (1 - P_{\text{FBIT}}P_{\text{FASYNC}}) + bP_{\text{FBIT}}P_{\text{FASYNC}}
\]

\[
= (1 - P_D) + P_L
\]

\[
= 1 - P_{\text{success}}
\]  

(16)

in the absence of other messages. Thus, \( P_{\text{success}} = P_D - P_L \leq 1 - P_L \), and thus \( P_{\text{success}} < 1 \) even if \( P_D = 1 \). In (16),

\[
b = a/(1 + a)
\]  

(17)

is the blocking probability for an \( M/D/1/1 \) queue with offered traffic load

\[
a = P_{\text{FBIT}, n}[1 - P_{\text{FASYNC}, n}](N_p + N_e) + P_{\text{FASYNC}, n}(N_p + N_e + M_L)]
\]  

(18)

where \( M_L \) is the message length in bits.

The three terms in the first line of (16) which contribute to \( P_{\text{noise}} \) may be interpreted from [9] as follows. The first term is the probability that DCD is raised by a false bit sync event, thus blocking the receiver. The second term is the probability that the receiver does not achieve bit sync during the preamble. The third term is the probability that the frame synchronizer fails to recognize the marker after testing \( N_p \) positions. These events are mutually exclusive.

The first term in (16) is a conservative estimate because a legitimate message may be received even when DCD is raised, if the phase of the falsely locked bit synchronizer is acceptably close to the phase of the incoming message. Alternately, the bit synchronizer may be able to detect the phase error and correct the phase within the \( N_e \) bit preamble time. A more precise determination of (16) which takes into account the details of the bit synchronizer design is beyond the scope of this paper.

For \( P_{\text{FBIT}} \equiv 1 \), \( P_{\text{ASYNC}} \equiv 1 \), \( P_{\text{FASYNC}, n} \ll 1 \) and \( a \ll 1 \), we can write

\[
P_L \equiv a
\]

\[
= P_{\text{FBIT}, n}[(N_p + N_e) + P_{\text{FASYNC}, n}(N_p + N_e + M_L)]
\]  

(19)

For the "DCD first" sync method, \( P_{\text{FBIT}, n} \) may be selected so that \( P_L \) is the highest error rate that is acceptable when there are no errors caused by noise (\( P_D = 1 \)), and \( P_{\text{FASYNC}, n} \) is chosen so that the second term in \( a \) does not dominate the value of \( P_L \) for the message length of interest. For example, if \( N_p + N_e = 80 \), \( M_L = 2000 \), and the desired \( P_{\text{success}} \) in the absence of errors is 0.9999, \( P_L = 10^{-4} \) then using (19) we set \( P_{\text{FBIT}, n} = 10^{-6} \) and \( P_{\text{FASYNC}, n} = 10^{-2} \). From (15), \( P_{\text{FAS}, n} = 2.5 \times 10^{-4} \).

For the "no DCD" sync method, we assume that the bit synchronizer has no effect on the probability of false frame sync in noise. For this case, (19) is replaced by

\[
P_L = P_{\text{FAS}, n}(N_p + M_L).
\]  

(20)

To illustrate, if \( N_p = 40 \) and \( h = 5 \), \( P_{\text{FAS}, n} = b(0.5, 40, 5) = 6.91 \times 10^{-7} \), so that for \( M_L = 2000 \), (16) yields \( P_L = 1.35 \times 10^{-3} \). Thus, a maximum \( P_{\text{success}} \) up to 0.9986 may be achieved if there are no bit errors and \( h = 5 \). For \( M_L = 120 \), \( P_L = 10^{-4} \). A higher error tolerance \( h > 5 \) will result in a higher \( P_L \) and thus a lower maximum \( P_{\text{success}} \) in the absence of bit errors.

VI. Numerical Results

For System 1, it is desired to maximize \( P_{\text{SYNC}} \) by choice of \( e \) and \( h \), with a specified upper bound on \( P_{\text{FASYNC}, n} \) (or equivalently on \( P_{\text{FAS}, n} \)). For each value of \( e, h \) is chosen to be as large as possible without violating the bound on \( P_{\text{FAS}, n} \). \( p, N_p \), and \( s_e \) are determined by \( e \) and \( N_p \), according to (10) and (11).

For System 2, \( P_{\text{SYNC}} \) is maximized by choice of \( h \) only, with specified bounds on \( P_{\text{FAS}, n} \) since \( e = 0 \), \( s = s_e \) is fixed by the disturbance independent of \( p \).

Numerical results based on calculation of (8), (12), and (13) indicate that \( P_{\text{SYNC}} \) may be improved by using errors-and-erasures decoding and an error tolerance \( h \) greater than if errors-only decoding were used. To illustrate the improvement available, results are presented for the range of parameters listed in Table I. The only difference between the "no DCD" and the "DCD first" sync method is that the upper bound on \( P_{\text{FAS}, n} \) may be higher in the latter case.

To obtain \( P_D = P_{\text{FBIT}} \cdot P_{\text{FASYNC}} \), it is necessary to determine the bit synchronizer characteristic \( P_{\text{FBIT}} \) versus \( E_b/N_0 \). Then

\[
P_{\text{success}} = P_D - P_L.
\]

In all numerical results, the values of \( P_{\text{SYNC}} \) are the lower bound according to (12). If \( h \) is not too large, then \( P_{\text{FASYNC}, n} \ll 1 \), and \( P_{\text{SYNC}} = P_{\text{FAS}} \).

Fig. 2(a) shows \( P_{\text{SYNC}} \) versus \( E_b/N_0 \) for the 16 b marker \( B433_{16} \) with \( P_{\text{FAS}, n} = b(0.5, 16, 0) \). For this case, if we use
### Table I

<table>
<thead>
<tr>
<th>Figure</th>
<th>Marker Length</th>
<th>Sync Method</th>
<th>$P_{FA_z,n}$ Upper Bound</th>
<th>System</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>16</td>
<td>&quot;no DCD&quot;</td>
<td>$1.525 \times 10^{-5}$</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>40</td>
<td>&quot;no DCD&quot;</td>
<td>$6.91 \times 10^{-7}$</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>40</td>
<td>&quot;DCD first&quot;</td>
<td>$2.5 \times 10^{-4}$</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>40</td>
<td>&quot;no DCD&quot;</td>
<td>$6.91 \times 10^{-7}$</td>
<td>2</td>
</tr>
<tr>
<td>6</td>
<td>40</td>
<td>&quot;DCD first&quot;</td>
<td>$2.5 \times 10^{-4}$</td>
<td>2</td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>&quot;DCD first&quot;</td>
<td>$2.5 \times 10^{-4}$</td>
<td>2</td>
</tr>
</tbody>
</table>

Fig. 2. (a) $P_{SYNC}$ versus $E_b/N_0$ for a 16 b marker, $B433_{axz}$. System 1, $P_{FA_2,n} \leq 1.525 \times 10^{-4}$. (b) $P_{SYNC}$ versus $E_b/N_0$ for a 16 b marker, $7E7E_{axz}$. System 1, $P_{FA_2,n} \leq 1.525 \times 10^{-3}$.

The "no DCD" method and assume $M_L = 64$, then (20) yields $P_e = 0.0012$, so that $P_{success} < 0.00008$. The best results for $P_{SYNC}$ are obtained when $h = 3$ (with $e = 0.696942$), but the results for $h = 2$ and $h = 4$ are almost as good. If $h = 5$, then $P_{FA_{SYNC,d}}$ in (12) is not negligible and thus $P_{SYNC} < P_{FS}$. Compared to the results for $h = 0$, allowing an error and erasure tolerance results in a gain of about 3 dB at $P_{SYNC} = 0.5$, rising to 4.5 dB at $P_{SYNC} = 0.99$, without increasing $P_{FA_{SYNC,d}}$.

Table I shows numerical results for $P_{FA_{SYNC,d}}$ and $P_{SYNC}$ for $E_b/N_0 = -0.85$ dB such that $p = 0.1$ if $e = 0$.

Fig. 2(b) shows $P_{SYNC}$ versus $E_b/N_0$ for the 16 bit HDLC "flag" marker $7E7E_{axz}$. For this marker, $P_{FA_{SYNC,d}}$ is not negligible for $h = 3$, and thus the best results are obtained for $h = 2$.

Fig. 3 shows $P_{SYNC}$ versus $E_b/N_0$ for a 40 b marker with $h = 5$ and $P_{FA_2,n} = b(0.5, 40, 5)$ for the "no DCD" sync method. The best results are obtained for $h = 10$, but the results for $h = 9, 11, 12$ are almost equivalent. Compared to the results for $h = 5$ and $e = 0$, the improvement represents a gain of approximately 2 dB over the range of $E_b/N_0$. Table III shows numerical results for $P_{SYNC}$ and $P_{FA_{SYNC,d}}$ at $E_b/N_0 = -0.85$ dB.

Fig. 4 shows $P_{SYNC}$ for upper bound $P_{FA_{SYNC,d}} < 10^{-5}$ using the "DCC first" sync method. Here, $P_{E} = 10^{-5}$ if $M_L = 2000$ and $P_{ERT,ax} = 10^{-4}$). For this case, if $e = 0$, then $h = 8$ yields $P_{FA_{2,n}}$ below the upper bound, whereas $h = 9$ yields $P_{FA_{2,n}}$ above the bound. By introducing an erasure zone $e$, $P_{FA_2,n}$ can be selected to be exactly equal to the bound. The highest value of $P_{SYNC}$ is obtained with $h = 11$ and $e = 0.45025$. It may be seen from Table IV that $P_{FA_{SYNC,d}}$ is not negligible for $h = 12$ or $h = 13$ in this case.

Similar results are expected for other receiver designs where the expressions (10), (11) for $p, s, p_u$, and $s_u$ may be different.

For System 2 and the "no DCD" sync method, Fig. 5 shows $P_{SYNC}$ versus $E_b/N_0$ for a 40 b marker with $s = 0.04, 0.125$, and 0.25, and upper bound $P_{FA_2,n} < b(0.5, 40, 5) = 6.91 \times 10^{-7}$. If $s = 0.25$ and erasure information is used, then $h$ can be raised from 5 to 7 without violating the upper bound on $P_{FA_2,n}$, resulting in a significant improvement in $P_{SYNC}$. Similarly, if $s = 0.125$, then $h$ can be raised from 5 to 6. For smaller values...
of $s$, $h$ must remain at 5 to avoid exceeding the upper bound on $P_{\text{SYNC}}$. For $h = 0.04$ and 0.125, $P_{\text{SYNC}}$ is improved with erasure decoding, provided that $E_b/N_0 > 1.8$ dB.

For System 2 and the "DCD first" sync method, Fig. 6 shows $P_{\text{SYNC}}$ versus $E_b/N_0$ for a 40 b marker with $s = 0.125$ and 0.25, and upper bound $P_{\text{SYNC},u} \leq 10^{-2}$. $h$ may be set to 8 for this case if erasures are not considered. If $s = 0.25$, then $h$ can be raised to 10 without violating the upper bound, and $P_{\text{SYNC}}$ is improved significantly for all values of $E_b/N_0$. If $h$ is left at 8, then using erasure information yields an improvement in $P_{\text{SYNC}}$, provided that $E_b/N_0 > 1$ dB. Table V shows numerical results for $P_{\text{SYNC}}$ and $P_{\text{SYNC},u}$ for selected values of $p$ and $s$. Similar results apply for $s = 0.125$.

For the 16 b marker $P_{\text{SYNC}}$, with System 2 and the "DCD 1st" sync method, Fig. 7 shows $P_{\text{SYNC}}$ versus $E_b/N_0$ for selected values of $s$ and upper bound $P_{\text{SYNC},u} \leq 4.1 \times 10^{-4}$. For $s = 0.246$, $h$ may be increased from 1 to 2 without violating the upper bound, and $P_{\text{SYNC}}$ is improved for all values of $E_b/N_0$. For $s < 0.246$, $h$ cannot be increased without violating the upper bound. If $s < 0.081$, then erasure decoding yields an improvement in $P_{\text{SYNC}}$ for sufficiently high values of $E_b/N_0$.

VII. DISCUSSION AND CONCLUSION

The probability of successful frame synchronization in packet transmission may be improved by using errors and erasures decoding rather than errors-only decoding, without changing the upper bound on the probability of false alarms. Twice as many erasures as errors are tolerated. An improvement of several dB is obtained on AWGN channels if an erasure zone is added to the receiver decision device. The size of the erasure zone and the error tolerance is chosen to maximize the probability of successful frame sync, subject to the upper bound on false alarms. The improvement is also significant on channels where erasures are caused by interference with a fixed probability independent of the signal-to-noise ratio. For both types of channels, the probability of false alarm when data is present (i.e., incorrect frame alignment) increases with $h$, but is found to be negligible unless $h$ is set too high.

The upper bound on false alarms in noise is determined by the maximum acceptable probability of missing a message due to a false sync event. This probability is calculated by modeling the arrival of false sync events as a Poisson process. The maximum
error and erasure tolerances and the size of the erasure zone (if applicable) are then chosen so that this probability is no greater than the expected probability of missing a message due to bit errors.

The upper bound on false alarms in noise may be higher if successful bit sync is required before the search for frame sync begins, but for this case an upper bound must also be imposed on the probability of false bit sync.

The numerical results presented here provide some indication of the improvements available by using errors-and-erasures decoding for frame sync. The system designer can use this information to trade off the additional cost with the performance improvement in the context of his particular system.

ACKNOWLEDGMENT

The author thanks H. Brugel for plotting the curves and to the reviewers, whose comments have helped to improve the presentation.

---

**Table IV**

<table>
<thead>
<tr>
<th>( h )</th>
<th>( e )</th>
<th>( p )</th>
<th>( s )</th>
<th>( p_s )</th>
<th>( s_n )</th>
<th>( P_{FS} )</th>
<th>( P_{FASYNC} )</th>
<th>( P_{SYNC} )</th>
<th>( P_{FAZ,n} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>0.0000</td>
<td>0.1000</td>
<td>0.0000</td>
<td>0.5000</td>
<td>0.0000</td>
<td>0.9845</td>
<td>3.33 ( \times 10^{-5} )</td>
<td>0.9845</td>
<td>9.11 ( \times 10^{-5} )</td>
</tr>
<tr>
<td>9</td>
<td>0.0000</td>
<td>0.1000</td>
<td>0.0000</td>
<td>0.5000</td>
<td>0.0000</td>
<td>0.9845</td>
<td>4.48 ( \times 10^{-5} )</td>
<td>0.9845</td>
<td>3.40 ( \times 10^{-5} )</td>
</tr>
<tr>
<td>10</td>
<td>0.0225</td>
<td>0.0962</td>
<td>0.0078</td>
<td>0.4913</td>
<td>0.0174</td>
<td>0.9942</td>
<td>5.54 ( \times 10^{-5} )</td>
<td>0.9942</td>
<td>2.5 ( \times 10^{-4} )</td>
</tr>
<tr>
<td>11</td>
<td>0.2343</td>
<td>0.0647</td>
<td>0.0828</td>
<td>0.4073</td>
<td>0.1854</td>
<td>0.9987</td>
<td>6.43 ( \times 10^{-5} )</td>
<td>0.9987</td>
<td>2.5 ( \times 10^{-4} )</td>
</tr>
<tr>
<td>12</td>
<td>0.4502</td>
<td>0.0416</td>
<td>0.1616</td>
<td>0.3260</td>
<td>0.3481</td>
<td>0.9996</td>
<td>1.96 ( \times 10^{-4} )</td>
<td>0.9996</td>
<td>2.5 ( \times 10^{-4} )</td>
</tr>
<tr>
<td>13</td>
<td>0.6003</td>
<td>0.0259</td>
<td>0.2420</td>
<td>0.2538</td>
<td>0.4924</td>
<td>0.9998</td>
<td>1.02 ( \times 10^{-3} )</td>
<td>0.9998</td>
<td>2.5 ( \times 10^{-4} )</td>
</tr>
</tbody>
</table>

**Table V**

<table>
<thead>
<tr>
<th>( p )</th>
<th>( s )</th>
<th>( p_s )</th>
<th>( s_n )</th>
<th>( h )</th>
<th>( P_{FS} )</th>
<th>( P_{FASYNC} )</th>
<th>( P_{FAZ,n} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.000</td>
<td>0.250</td>
<td>0.375</td>
<td>0.250</td>
<td>10</td>
<td>0.9998</td>
<td>1.41 ( \times 10^{-4} )</td>
<td>7.60 ( \times 10^{-5} )</td>
</tr>
<tr>
<td>0.125</td>
<td>0.000</td>
<td>0.500</td>
<td>0.000</td>
<td>8</td>
<td>0.9448</td>
<td>9.11 ( \times 10^{-5} )</td>
<td>2.64 ( \times 10^{-5} )</td>
</tr>
<tr>
<td>0.010</td>
<td>0.250</td>
<td>0.375</td>
<td>0.250</td>
<td>10</td>
<td>0.9998</td>
<td>1.41 ( \times 10^{-4} )</td>
<td>2.98 ( \times 10^{-7} )</td>
</tr>
<tr>
<td>0.135</td>
<td>0.000</td>
<td>0.500</td>
<td>0.000</td>
<td>8</td>
<td>0.9180</td>
<td>9.11 ( \times 10^{-5} )</td>
<td>4.18 ( \times 10^{-5} )</td>
</tr>
<tr>
<td>0.100</td>
<td>0.250</td>
<td>0.375</td>
<td>0.250</td>
<td>10</td>
<td>0.7290</td>
<td>1.41 ( \times 10^{-4} )</td>
<td>3.54 ( \times 10^{-4} )</td>
</tr>
<tr>
<td>0.225</td>
<td>0.000</td>
<td>0.375</td>
<td>0.250</td>
<td>8</td>
<td>0.4385</td>
<td>9.11 ( \times 10^{-5} )</td>
<td>6.5 ( \times 10^{-7} )</td>
</tr>
</tbody>
</table>

---

**REFERENCES**


---

Peter F. Driessen (S'76–M'79–SM'83) received the Ph.D. degree in electrical engineering from the University of British Columbia in 1981.

He was with MacDonald Dettwiler and Associates, Vancouver, BC, Canada, from 1981 to 1982 and worked on several projects for data transmission on HF radio. He was with MCI Mobile Data International from 1982 to 1985 as Senior Systems engineer, and led the design of a custom VLSI modem chip. Since 1986 he has been Assistant Professor in the Department of Electrical and Computer Engineering at the University of Victoria. His research interests are in the area of data communications, synchronization, and mobile radio.