2004 IEEE International Workshop on Biomedical Circuits & Systems

A HIGH-PERFORMANCE ADAPTIVE ENG AMPLIFIER

Iasonas F. Triantis and Andreas Demosthenous

Department of Electronic and Electrical Engineering, University College London, Torrington Place, London WC1E 7JE, United Kingdom [email: i.triantis@ee.ucl.ac.uk]

ABSTRACT

This paper describes an integrated adaptive amplifier for recoding electroneurogram (ENG) from tripolar cuff electrodes. The amplifier can automatically compensate for cuff imbalance, thus offering a fully implantable solution to this problem. The circuit was fabricated in $0.8~\mu m$ BiCMOS technology with an active area of $0.7~mm^2$. Measured results showed that the ENG amplifier has a cuff imbalance correction range of $> \pm 40\%$, and a signal-to-interference ratio of about 2/1 (6 dB) even for $\pm 40\%$ imbalance.

1. INTRODUCTION

Nerve cuff electrodes are the only proven chronic method for recording neural signals (ENG) [1]. Monitoring nerve operation allows some level of intervention by means of functional electrical stimulation for partial control of organs suffering from paralysis. Unfortunately, cuff electrodes have poor signal-to-interference ratio (SIR), because the ENG signal is so small (μ V). Moreover, cuffs are prone to myoelectric interference (EMG) from nearby muscles which produce mV potentials.

Various schemes have been proposed to combat this problem. One of the established approaches employs tripolar electrodes in a cuff, connected to two differential amplifiers whose outputs are subtracted. In this true-tripole (TT) configuration [2], EMG interference from outside the cuff, appears equally on the two channels because of the cylindrical insulating cuff, and is thus, in theory at least, cancelled. However, in practice, due to cuff imbalance caused by various factors [3], significant EMG artifact remains.

To automatically compensate for cuff imbalance, and thus, improve the quality of the recorded ENG, the adaptive-tripole (AT) has been proposed, and its first integrated realization was reported in [4]. However, the realization in [4] showed poor performance in terms of SIR, harmonic distortion, imbalance correction range and yield. This paper describes an improved realization of the AT which overcomes all the limitations of the first design. These enhancements were necessary in order to make the system fully implantable. The targeted biomedical application is a bladder implant.

The remaining sections of the paper are organized as follows. Section 2 outlines the system description, while Section 3 describes the circuit design of the various




Fig. 1. The adaptive-tripole (AT) architecture.

building blocks. *In-vitro* measurements are presented in Section 4, and conclusions are drawn in Section 5.

2. SYSTEM DESCRIPTION

The block diagram of the AT realization described in this paper is shown in Fig. 1. The system consists of two voltage preamplifiers, each with a fixed gain A, providing a low-noise interface with the cuff electrodes. These are followed by two operational transconductance amplifiers (OTAs) with variable gains G_{m1} and G_{m2} , controlled by the differential feedback currents I_{Ω} and I_{Ω} . The control stage operates by first obtaining the moduli of the currents at the output of the variable-gain OTAs and applying them to a current comparator to establish which is the largest. The comparator output is applied to a large time constant integrator which generates I_{f1} and I_{f2} . The variable-gain OTAs counterbalance the presence of cuff imbalance, by equalizing the amplitudes of the EMG signals at their outputs. As a result, when the output signals of the OTAs are summed at the input of the output-stage amplifier (gain G_o), the equal and anti-phase EMG signals from the two channels are cancelled, and the in-phase ENG signals are added and further amplified.

In practice, cuff imbalance (X_{imb}) can be calculated by:

$$X_{imb} = \left(\frac{|V_{ab}| - |V_{cb}|}{|V_{ab}| + |V_{cb}|}\right) \times 100\% \tag{1}$$

where V_{ab} and V_{cb} are the voltages across nodes ab and cb in Fig. 1, respectively.

0-7803-8665-5/04/\$20.00 @2004 IEEE




Fig. 2. Preamplifier AC-coupling.

3. CIRCUIT DESIGN

3.1. Low-noise preamplifiers

The design of the BiCMOS preamplifiers was described in [5], and thus, it is not repeated here. The output of each preamplifier is AC-coupled by means of the passive high-pass filter shown in Fig. 2. The series combination of transistors M1 and M2, forms a high value (20 M Ω) grounded linear active resistor, and combined with C1 (80 pF) provides a cut-off frequency of about 100 Hz.

3.2. Variable-gain OTAs

The composite signal at the input to each AT channel consists of EMG and ENG with nominal values after pre-amplification of around ± 50 mV and ± 100 μ V, respectively. The control stage is required to have sufficient gain to amplify the ENG to a reasonable amplitude (± 20 mV) and also sufficient linearity to accommodate the EMG signal. Each variable-gain stage was realized by a symmetrical CMOS OTA of the type shown in Fig. 3. The circuit has two current outputs, I_{o1} and I_{o2} , each connecting to the input of a full-wave rectifier or to the input of the output-stage amplifier. In practice, all current mirrors (M3-M10) are regulated cascodes [6] for high accuracy.

In strong inversion and assuming matched transistors




Fig. 3. Variable-gain OTA circuit.




Fig. 4. Current-mode rectifiers.

in Fig. 3, the OTA transconductance is given by

$$G_m = \sqrt{2I_{fi}k}, \quad V_i << \sqrt{I_{fi}/2k}$$
 (2)

where k is the transconductance parameter, V_i is the input voltage, and I_f is the feedback current. To maintain less than 1% nonlinearity, it is required that

$$\left|V_{i}\right| < 0.28\sqrt{I_{fi}/2k} \tag{3}$$

From (2) it is seen that gain control may be implemented by varying I_{fi} either side of its mean value.

3.3. Full-wave current rectifiers

The two full-wave rectifiers shown in Fig. 1 were realized by the current-mode circuit in Fig. 4. The upper rectifier (M1, M2, M5, M6) operates on current I_{i1} stemming from OTA G_{m1} , while the lower rectifier (M3, M4, M7, M8) operates on current I_{12} stemming from OTA G_{m2} . The core of each rectifier are the complementary transistors M1, M2 (upper rectifier) and M3, M4 (lower rectifier), each transistor performing half-wave precision current rectification [7]. During positive excursions of I_{II} and I_{12} , M1 and M4 are turned on and M2 and M3 are turned off. During negative excursions of I_{i1} and I_{i2} , M2 and M3 are turned on and M1 and M4 are turned off. In practice, the two unity-gain current mirrors (M5 - M8)are regulated cascodes. The addition of the various drain currents is done at the input node of the current comparator, resulting in the output current $I_o = |I_{i1} - I_{i2}|$.




Fig. 5 Current comparator.

3.4. Current comparator

The current comparator [8] shown in Fig. 5 uses a CMOS inverter (M3, M4) to apply negative feedback around a class-B voltage buffer (M1, M2). As a result of the feedback, the comparator input has a low-impedance (in general) and is thus ideal for determining the polarity of the input current I_i .

3.5. Large time constant integrator

Because of the nature of cuff imbalance variations, the integrator time constant should be large. System level simulations have shown that a time constant of about 1 s is required for this application. The integrator schematic is shown in Fig. 6 and the circuit comprises three stages. The first stage consisting of the simple CMOS OTA (MI - M4) terminated in resistor R1 $(2 k\Omega)$, is an attenuator which also corrects amplitude variations between the comparator peak-positive and peak-negative output voltages. The second stage is the actual OTA-C integrator (operated in weak inversion), and this consists of a CMOS OTA (M5 - M11) utilizing transconductance cancellation [9], and an integrating capacitor C1 (47.5 pF). The attenuation provided by the first stage ensures that the input voltage to the second stage OTA is within its linear range of operation. Transistor M11 performs level-shifting of the output voltage for




Fig. 7. Output-stage amplifier.

interfacing with the third stage (M12 - M17), the latter generates currents I_{f1} and I_{f2} . The tail currents of the three stages are provided by the DC current sources I_{b1} , I_{b2} and I_{b3} . The integrator time constant is $2C1/g_o$, where g_o is the small-signal output conductance seen into node y, and g_o is set by I_{b2} .

3.6. Output-stage amplifier

The output-stage amplifier is shown in Fig. 7. The second output branch from each variable-gain OTA (Fig. 3) is hardwired to resistor R1 (50 k Ω) where the two composite currents I_{i1} and I_{i2} are summed-up to form I_{i} . The op-amp (M1-M9) is configured as a non-inverting amplifier through the feedback resistive network R2 (90 k Ω) and R3 (10 k Ω). The op-amp employs zero-pole compensation realized by the series combination of transistor M8 and capacitor C (3.5 pF), and biasing is provided by the DC current source I_{b4} .

4. MEASURED RESULTS

The adaptive ENG amplifier was fabricated in the austriamicrosystems 0.8 μ m BiCMOS process. The input AC signals $V_{\rm ENG}$ (representing the ENG) and $V_{\rm EMG}$ (representing the EMG) to the chip, were provided by




Fig. 6. Large time constant integrator circuit.




Fig. 8. Spectrum of input composite signal.

two audio transformers. Initially, the chips were tested with sinusoidal $V_{\rm EMG}$ (100 Hz) and $V_{\rm ENG}$ (1 kHz) with nominal peak amplitudes across nodes ac in Fig. 1 of 1 mV and 2 μ V, respectively. Subsequently, in order to model a more realistic test, $V_{\rm EMG}$ was replaced by an arbitrary signal with the frequency spectrum plotted in Fig. 8. The frequency content of this signal varies between 1 Hz and 3 kHz, with a peak at approximately 250 Hz, which is the case with a real EMG signal [10]. The V_{ENG} was kept in all measurements as a sinusoid with the characteristics mentioned above. In Fig. 8, the $V_{\rm ENG}$ (-114dB) is buried under the spectrum floor of the $V_{\rm EMG}$.

Fig. 9 shows the time-domain and frequency-domain outputs of the AT for -40% imbalance. The spectrum shows that the SIR is better than 3 (9.54 dB) even for 40% imbalance. This should be compared with an input SIR of 1/500 (-54 dB) and a corresponding TT output SIR of 1/200 (-46 dB). This result shows the superiority of the AT relative to any filtering technique because its operation is not frequency related. The main parameters of the AT chip are summarized in Table 1.

Table 1. Summary of performance.

Parameter	Value
Technology	0.8 μm BiCMOS
Power consumption	7.5 mW
Active area (core)	0.7 mm ² ·
SIR	> 6dB
Imbalance range	> ± 40%
Chip yield	100%

5. CONCLUSION

The design of a high-performance adaptive ENG amplifier for interface with tripolar cuff electrodes has been described. The device offers a fully implantable solution to the problem of cuff imbalance. The described realization overcomes many of the limitations of a previous design in terms of SIR, harmonic distortion, imbalance correction range and yield.




Fig. 9. System output for -40% imbalance. (a) time-domain; (b) frequency domain.

6. ACKNOWLEGEMENTS

This work was funded by the Engineering and Physical Sciences Research Council (EPSRC) UK, under grant GR/M88990.

7. REFERENCES

- J. J. Struijk, M. Thomsen, J. O. Larsen, and T. Sinkjaer, "Cuff electrodes for long-term recording of natural sensory information," *IEEE Eng. Med. Biol. Mag.*, vol. 18, pp. 91-98, May/June 1999.
- [2] C. Pflaum, R. R. Riso, G. Wiesspeiner, "Performance of alternative amplifier configurations for tripolar nerve cuff recorded ENG," Proc. IEEE EMBC'96, vol. 1, pp. 375-376, 1996
- [3] I. F. Triantis, A. Demosthenous, N. Donaldson, and J. J. Struijk, "Experimental assessment of imbalance conditions in a tripolar cuff for ENG recordings," in Proc. 1st IEEE EMBS Conf. Neural Eng., Capri island, Italy, 2003, pp. 380-383.
- [4] I. F. Triantis, R. Rieger, J. Taylor, A. Demosthenous, and N. Donaldson, "A CMOS adaptive interference reduction system for nerve cuff recordings," in *Proc. 28th European Solid-State Circuits Conf.*, Florence, Italy, 2002, pp. 113-116.
- [5] Rieger, J. Taylor, A. Demosthenous, N. Donaldson, and P. Langlois "Design of a low-noise preamplifier for nerve cuff electrode recording", *IEEE J. Solid State Circuits*, vol. 38, pp.1373-1379, Aug. 2003.
- [6] E. Sackinger and W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," *IEEE J. Solid-State Circuits*, vol. 25, pp. 289-298, Feb. 1990.
- [7] Z. Wang, "Novel pseudo RMS current converter for sinusoidal signals using a CMOS precision current rectifier," *IEEE Trans. Instrum. Meas.*, vol. 39, pp. 670-671, Aug. 1990.
- [8] H. Träff, "Novel approach to high-speed CMOS current comparators," Electron. Lett., vol. 28, pp. 310-312, Jan. 1992.
- [9] P. Garde, "Transconductance cancellation for operational amplifiers," *IEEE J. Solid-State Circuits*, vol. 12, pp.310-311, June 1977.
- [10] Z. M. Nikolić, D. B. Popović, R. B. Stein, and Z. Kenwell, "Instrumentation for ENG and EMG recordings in FES systems," *IEEE Trans. Biomed. Eng.*, vol. 41, pp. 703-706, July 1994