UNIVERSITY OF VICTORIA

MIDTERM EXAMINATIONS JUNE 2005

DIGITAL VLSI SYSTEMS

CENG 465/ELEC 543

NAME: STUDENT NO.:

INSTRUCTOR: Dr. Fayez Gebali, P.Eng. SECTION: K01

DURATION: 50 MINUTES

TO BE ANSWERED ON THE PAPER CLOSED BOOK EXAMINATION

STUDENTS MUST COUNT THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE AND REPORT ANY DISCREPANCY TO THE INVIGILATOR.

THIS QUESTION PAPER HAS $\underline{9}$ PAGES.

Question	1	2	3	4	5	Total
Maximum Mark	20	24	16	15	15	90
Earned Marks						

Que	stion 1 [20 Marks] Tue or false?	True	False
1.	The execution of a VHDL process starts from the first statement below BEGIN and ends when the last statement before END is finished.		
2.	Signals in a VHDL process are assigned values only when a process suspends.		
3.	Only signals can be used as information carriers between VHDL processes		
4.	Inputs to a system are called <i>generics</i> and outputs are called <i>ports</i> .		
5.	Ports are signals.		
6.	Each system specified in VHDL is a composition of an entity and an architecture.		
7.	Structural specification states explicitly the functionality of an entity.		
8.	A package is a compact way of writing an entity-architecture pair.		
9.	All VHDL processes in architecture are active all the time when the architecture is active.		
10.	Moore's law implies less off-chip communications delay.		
11.	Declaration of an internal signal contains the name of the signal, its mode and type.		
12.	All signals declared in an entity are visible in all architectures assigned to this entity.		
13.	A port must be either input or output		
14.	Variables can be declared in a procedure declarative part.		
15.	Signals can be declared in a procedure declarative part.		
16.	It is possible to have more than one procedure or function with the same name.		
17.	A procedure could have an empty parameter list.		
18.	A procedure could be invoked outside a PROCESS.		
19.	The NEXT statement is used in a LOOP to exit the loop iterations.		
20.	Assume the type <i>word</i> is an array of reals. The following aggregate is legal VARIABLE x: word := (1.6. 2=: 2.0. OTHERS => 0.0):	П	П

Question 2 [24 Marks] Assume the following VHDL type definitions

```
TYPE resistance IS RANGE 0 TO 1E6
UNITS
ohm;
END UNITS resitance;
TYPE index IS RANGE 21 DOWNTO 11;
TYPE logic IS (unknown,low,undriven,high);
TYPE a IS ARRAY (1 TO 4, 31 DOWNTO 0) OF bit;
```

Find the attributes values indicated below

Attribute	Value	Attribute	Value
resistance'left		${ m resistance' right}$	
resistance'high		resistance'low	
resistance'ascending			
index'left		index'right	
index'low		index'high	
logic'left		logic'low	
logic'high		logic'right	
logic'ascending			
a'left(1)		a'right(2)	
a'low(1)		a'high(2)	
a'range(1)		$a'reverse_range(2)$	
a'length(1)		a'length(2)	
a'ascending(1)		a'ascending(2)	

Question 3 [16 Marks] Draw the output waveforms for the signals x1, y1, x2 and y2 assuming the inputs vary as shown below.

```
LIBRARY ieee; USE IEEE.std_logic_1164.ALL;
                                             LIBRARY ieee; USE IEEE.std_logic_1164.ALL;
ENTITY alu_1 IS
                                             ENTITY alu_2 IS
    PORT (
                                                 PORT (
        a,b,c: IN std_logic;
                                                      a,b,c: IN std_logic;
        x1,y1: OUT std_logic);
                                                     x2,y2: OUT std_logic);
END ENTITY alu_1;
                                             END ENTITY alu_2;
ARCHITECTURE alu_1_arch OF alu_1 IS
                                             ARCHITECTURE alu_2_arch OF alu2 IS
                                             BEGIN
    SIGNAL d: std_logic;
{\tt BEGIN}
                                                 PROCESS (a,b,c) IS
                                                     VARIABLE d: std_logic;
    PROCESS (a,b,c) IS
    BEGIN
                                                 BEGIN
        d <= a;
                                                      d := a;
        x1 \le c XOR d;
                                                      x2 \le c XOR d;
        d \le b;
                                                      d := b;
        y1 \le c XOR d;
                                                      y2 \le c XOR d;
    END PROCESS;
                                                 END PROCESS;
END;
                                             END;
```

time	0	1	2	3
(ns)				
a	0	0	1	1
b	0	1	0	1
c	1	1	0	0
x1				
y1				
x2				
y2				

Question 4

4(a) [10 Marks] Write VHDL entity and architecture for an edge-triggered flip-flop and a two-input multiplexer having the following specifications:

Component	Inputs	Input Type	Output	Output Type
D-FF	d, clk	$\operatorname{std_logic}$	q	$\operatorname{std}\operatorname{Logic}$
Mux	a, b, s	$\operatorname{std} \operatorname{Logic}$	c	std_logic

The two components must follow these specifications:

- 1. Use the RTL design style and the **selective** signal assignment statement for the mux.
- 2. Use the RTL design style and the **conditional** signal assignment statement for the D-FF.
- 3. Use the rising_edge function to detect the rising edge of the clock input for the D-FF.

Question 4 Cont.

4(b) [5 Marks] Write VHDL entity and architecture for a circuit that uses the two components defined in question 4(a) and has the following I/O specifications

Signal	Mode	Type	Comment
d, clk	IN	std_logic	D-FF inputs
a, b, s	IN	std_logic	Mux inputs
q	OUT	std_logic	D-FF output
c	OUT	std_logic	Mux output

Question 5 [15 Marks] Your task is to write VHDL code for a 4-bit positive edge-triggered register entity. The register description is based on a procedure describing the operation of a register as was discussed in the lectures. This procedure should be declared in a package. The procedure has the following signals:

\mathbf{signal}	\mathbf{Mode}	\mathbf{Type}
d	IN	std_logic_vector(3 DOWNTO 0)
clk	IN	$\operatorname{std_logic}$
q	OUT	std_logic_vector(3 DOWNTO 0)

5(a) [5 Marks] Declare a procedure dff in the package package_procedures.

Question 5 Cont. 5(b) [5 Mar [5 Marks] Define the functionality of the procedure in the package body.

Question 5 Cont.

5(c) [5 Marks] Define an entity reg that describing the 4-bit register and uses the procedure in questions 5(a) and 5(b) in its architecture as a concurrent statement.