CENG 465/ELEC 543

Digital VLSI Systems

Grading

Course home page
Lab home page
Projects & Starting Dates
Grading
Synopsys
TAs
Times and Location
ELEC 543

CENG 465 Lab Report Grading

Items to be marked  
Prelab report (Ready at start of lab) 10 marks
In-lab work (You must show your work to the Lab TA) 5 marks
Discussion of design solution/approach and test strategy 2 marks
Inclusion of icon, signal table, and timing diagram 2 marks
VHDL source code with comments 2 marks
Testbench source code and simulation snapshots 2 marks
Discussion of results 1 marks
Overall organization, effort and accuracy 1 marks
Total  25 marks

ELEC 543 Lab Report Grading

Discussion of design solution/approach and test strategy 3 marks
Inclusion of icon, signal table, and timing diagram 3 marks
VHDL source code with comments 3 marks
Testbench source code and simulation snapshots 3 marks
Discussion of results 2 marks
Overall organization, effort and accuracy 1 marks
Total  15 marks

Last Updated on jan 27, 04
By Dr. Fayez Gebali